

LC²MOS Single +5 V Supply, Low Power, 12-Bit Sampling ADC

AD7880

FEATURES

12-Bit Monolithic A/D Converter 66 kHz Throughput Rate 12 μs Conversion Time 3 μs On-Chip Track/ Hold Amplifier Low Power

Power Save Mode: 2 mW typ Normal Operation: 25 mW typ

70 dB SNR

Fast Data Access Time: 57 ns

Small 24-Lead SOIC and 0.3" DIP Packages

APPLICATIONS

Battery Powered Portable Systems Digital Signal Processing Speech Recognition and Synthesis High Speed Modems Control and Instrumentation

GENERAL DESCRIPTION

The AD 7880 is a high speed, low power, 12-bit A/D converter which operates from a single +5 V supply. It consists of a 3 μs track/hold amplifier, a 12 μs successive-approximation ADC, versatile interface logic and a multiple-input-range circuit. The part also includes a power save feature.


An internal resistor network allows the part to accept both unipolar and bipolar input signals while operating from a single +5 V supply. Fast bus access times and standard control inputs ensure easy interfacing to modern microprocessors and digital signal processors.

The AD 7880 features a total throughput time of 15 μ s and can convert full power signals up to 33 kH z with a sampling frequency of 66 kH z.

In addition to the traditional dc accuracy specifications such as linearity, full-scale and offset errors, the AD 7880 is also fully specified for dynamic performance parameters including harmonic distortion and signal-to-noise ratio.

The AD 7880 is fabricated in Analog D evices' Linear C ompatible CM OS (LC ²M OS) process, a mixed technology process that combines precision bipolar circuits with low power CM OS logic. The part is available in a 24-pin, 0.3 inch-wide, plastic or hermetic dual-in-line package (DIP) as well as a small 24-lead SOIC package.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- 1. Fast Conversion Time.
 - $12 \mu s$ conversion time and $3 \mu s$ acquisition time allow for large input signal bandwidth. This performance is ideally suited for applications in areas such as telecommunications, audio, sonar and radar signal processing.
- 2. Low Power Consumption.
 - 2 mW power consumption in the power-down mode makes the part ideally suited for portable, hand held, battery powered applications.
- 3. Multiple Input Ranges.

The part features three user-determined input ranges, 0 V to +5 V, 0 V to 10 V and ±5 V. These unipolar and bipolar ranges are achieved with a 5 V only power supply.

REV. 0

Parameter	B Versions ¹	C Versions ¹	Units	Test Conditions/Comments
DYNAMIC PERFORMANCE ²				
Signal-to-Noise Ratio ³ (SNR)	70	70	dB min	Typically SNR Is 72 dB
- · · · · · · · · · · · · · · · · · · ·				$V_{IN} = 1 \text{ kHz Sine Wave, } f_{SAMPLE} = 66 \text{ kHz}$
Total Harmonic Distortion (THD)	-80	-80	dB typ	$V_{IN} = 1 \text{ kHz Sine Wave, } f_{SAMPLE} = 66 \text{ kHz}$
Peak Harmonic or Spurious Noise	-80	-80	dB typ	$V_{IN} = 1 \text{ kHz}, f_{SAMPLE} = 66 \text{ kHz}$
Intermodulation Distortion (IM D)				
Second Order Terms	-80	-80	dB typ	$fa = 0.983 \text{ kH z}, fb = 1.05 \text{ kH z}, f_{SAMPLE} = 66 \text{ kH z}$
Third Order Terms	-80	-80	dB typ	$fa = 0.983 \text{ kH z}, fb = 1.05 \text{ kH z}, f_{SAMPLE} = 66 \text{ kH z}$
DC ACCURACY				
Resolution	12	12	Bits	All DC ACCURACY Specifications Apply for
resolution	1	12	Dits	the Three Analog Input Ranges
Integral Nonlinearity	±1	±1	LSB max	the Three Analog Input Italiges
Differential Nonlinearity	±1	±1	LSB max	Guaranteed M onotonic
Full-Scale Error	±15	±5	LSB max	o dan arressa i i orressare
Bipolar Zero Error	±10	±5	LSB max	
Unipolar Offset Error	±5	±5	LSB max	
			L J D III III X	
ANALOG INPUT			N 11	0 5' 5
Input Voltage Ranges	0 to V _{REF}	0 to V _{REF}	Volts	See Figure 5
	0 to 2 V _{REF}	0 to 2 V _{REF}	Volts	See Figure 6
Lancet Banksto	±V _{REF}	±V _{REF}	Volts	See Figure 7
Input Resistance	10	10	M Ω min	0 to V _{REF} Range
	5/12	5/12	kΩ min/max	$8 \text{ k}\Omega$ typical: 0 to 2 V_{REF} Range
	5/12	5/12	kΩ min/max	8 kΩ typical: ±V _{REF} Range
REFERENCE INPUT				
V _{REF} (For Specified Performance)	5	5	V	\pm 5%: Normally $V_{REF} = V_{DD}$ (See Reference Input Section)
I _{REF}	1.5	1.5	mA max	
Nominal Reference Range	2.5/V _{DD}	2.5/V _{DD}	V min/max	See Figure 3 for Degradation in Performance Down to 2.5 V
LOGIC INPUTS				
CONVST, RD, CS, CLKIN				
Input High Voltage, V _{INH}	2.4	2.4	V min	
Input Low Voltage, VINL	0.8	0.8	V max	
Input Current, I _{IN}	±10	±10	μA max	$V_{IN} = 0 \text{ V or } V_{DD}$
Input Capacitance, C _{IN} ⁴	10	10	pF max	I TIN C T CIT UD
MODE INPUT	10	10	pi max	
Input High Voltage, V _{INH}	4	4	V min	
Input Low Voltage, VINL	1	i	V max	
Input Current, I _{IN}	±125	±125	μA max	$V_{IN} = 0 \text{ V or } V_{DD}$
Input Capacitance, C _{IN} ⁴	10	10	pF max	VIN - O V OI VDD
	10	10	pi iliax	
LOGIC OUTPUTS				
DB11-DB0, BUSY				
Output High Voltage, V _{OH}	4.0	4.0	V min	$I_{SOURCE} = 400 \mu\text{A}$
Output Low Voltage, V _{OL}	0.4	0.4	V max	$I_{SINK} = 1.6 \text{ mA}$
DB11-DB0				
Floating-State L eakage Current	±10	±10	μA max	
Floating-State Output Capacitance ⁴	10	10	pF max	
CONVERSION				
Conversion Time	12	12	μs max	$f_{CLKIN} = 2.5 M Hz$
Track/Hold Acquisition Time	3	3	μs max	
POWER REQUIREMENTS				
V _{DD}	+5	+5	V nom	±5% for Specified Performance
I _{DD}	15	'	* 110111	2370 for Specifical Citorinance
Normal Power Mode @ +25°C	7.5	7.5	mA max	Typically 4 mA; M ODE = V _{DD}
	10	10	mA max	Typically 5 mA; M ODE = V_{DD}
T _{MIN} to T _{MAX}				, ,
Power Save M ode @ +25°C	750	750	μA max	Logic Inputs @ 0 V or V _{DD} ; M O D E = 0 V
T _{MIN} to T _{MAX}	1	1	mA max	Logic Inputs $\textcircled{0}$ 0 V or V_{DD} ; M O D E = 0 V
Power Dissipation	27.5	37.5		W. F.W. Tombello 00 will MODE W
Normal Power Mode @ +25°C	37.5	37.5	mW max	$V_{DD} = 5 \text{ V: Typically 20 mW; MODE} = V_{DD}$
T _{MIN} to T _{MAX}	50	50	mW max	$V_{DD} = 5 \text{ V: Typically 25 mW; M ODE} = V_{DD}$
Power Save M ode @ +25°C	3.75	3.75	mW max	$V_{DD} = 5 \text{ V: Typically 2 mW; M OD E} = 0 \text{ V}$
T _{MIN} to T _{MAX}	5	5	mW max	$V_{DD} = 5 \text{ V: T ypically } 2.5 \text{ mW; M ODE} = 0 \text{ V}$

${\tt NOTES}$

 $^{^1\!}T$ emperature ranges are as follows: B/C Versions, -40°C to +85°C.

 $^{{}^{2}}V_{IN} = 0$ to V_{REF}

³SNR calculation includes distortion and noise components.

⁴Sample tested @ +25°C to ensure compliance.

Specifications subject to change without notice.

TMING CHARACTERISTICS ($V_{DD} = +5 \text{ V} \pm 5\%$, $V_{REF} = V_{DD}$, AGND = DGND = 0 V)

Parameter	Limit at +25°C (All Versions)	Limit at T _{MIN} , T _{MAX} (All Versions)	Units	Conditions/Comments
t_1	50	50	ns min	CONVST Pulse Width
t ₂	130	130	ns min	$\overline{\text{CONVST}}$ to $\overline{\text{BUSY}}$ Falling Edge
t ₃	0	0	ns min	$\overline{\mathrm{BUSY}}$ to $\overline{\mathrm{CS}}$ Setup Time
t ₄	0	0	ns min	$\overline{\mathrm{CS}}$ to $\overline{\mathrm{RD}}$ Setup Time
t ₅	0	0	ns min	$\overline{\text{CS}}$ to $\overline{\text{RD}}$ H old T ime
t ₆	60	75	ns min	RD Pulse Width
t_7^2	57	70	ns max	D ata Access T ime after $\overline{\mathrm{RD}}$
t ₈ ³	5	5	ns min	Bus Relinquish Time after $\overline{\mathrm{RD}}$
	50	50	ns max	

NOTES

³t₈ is derived from the measured time taken by the data outputs to change by 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated back to remove the effects of charging the 50 pF capacitor. This means that the time, t₈, quoted in the timing characteristics is the true bus relinquish time of the part and as such is independent of external bus loading capacitances.




Figure 1. Timing Diagram




Figure 2. Load Circuit for Access and Relinquish Time

Table I. Truth Table

CS	CONVST	RD	Function
1	1	Х	N ot Selected
1	j	1	Start Conversion g
0	1	0	Enable ADC Data
0	1	1	D ata Bus Three Stated

ABSOLUTE MAXIMUM RATINGS*

V_{DD} to AGND
V_{DD} to DGND0.3 V to +7 V
AGND to DGND0.3 V to V_{DD} + 0.3 V
V_{INA} , V_{INB} to AGND (Figure 5)0.3 V to V_{DD} + 0.3 V
V_{INA} to AGND (Figure 6)0.6 V to 2 V_{DD} + 0.6 V
V_{INA} to AGND (Figure 7) $-V_{DD}$ - 0.3 V to V_{DD} + 0.3 V
V_{REF} to AGND
Digital Inputs to DGND -0.3 V to $V_{DD} + 0.3 \text{ V}$
Digital Outputs to DGND0.3 V to V_{DD} + 0.3 V
O perating T emperature R ange
Industrial (B, C Versions)40°C to +85°C
Storage T emperature Range65°C to +150°C
Lead Temperature (Soldering, 10 secs) +300°C
Power Dissipation (Any Package) to +75°C 450 mW
Derates above +75°C by 10 mW/°C

^{*}Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 7880 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



¹Timing specifications in **bold** print are 100% production tested. All other times are sample tested at +25 °C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.


 $^{^{2}}$ t₇ is measured with the load circuit of Figure 2 and defined as the time required for an output to cross 0.8 V or 2.4 V.

ORDERING GUIDE

Model	Temperature Range	Full-Scale Error (LSBs)	Bipolar Zero Error (LSBs)	Package Option*
AD 7880BN	-40°C to +85°C	±15	±10	N -24
AD7880BQ	-40°C to +85°C	±15	± 10	Q-24
AD7880CN	-40°C to +85°C	±5	±5	N-24
AD7880CQ	-40°C to +85°C	±5	±5	Q-24
AD 7880BR	-40°C to +85°C	±15	±10	R-24
AD 7880CR	-40°C to +85°C	±5	±5	R-24

^{*}N = Plastic DIP; Q = Cerdip; R = SOIC (Small Outline Integrated Circuit).

PIN CONFIGURATION



PIN FUNCTION DESCRIPTION

Pin No.	Pin Mnemonic	Function
1	VINA	Analog Input.
2	VINB	Analog Input.
3	AGND	Analog Ground.
4	V_{REF}	Voltage Reference Input. This is normally tied to V _{DD} .
5	\overline{CS}	Chip Select. Active Low Logic input. The device is selected when this input is active.
6	CONVST	Convert Start. A low to high transition on this input puts the track/hold into hold mode and starts conversion. This input is asynchronous to the CLKIN and is independent of $\overline{\text{CS}}$ and $\overline{\text{RD}}$.
7	$\overline{ ext{RD}}$	Read. Active Low Logic Input. This input is used in conjunction with $\overline{\mathrm{CS}}$ low to enable data outputs.
8	$\overline{ ext{BUSY}}$	Active Low Logic Output. This status line indicates converter status. BUSY is low during conversion.
9	CLKIN	Clock Input. TTL-compatible logic input. U sed as the clock source for the A/D converter. The mark/ space ratio of the clock can vary from 40/60 to 60/40.
10	DGND	Digital Ground.
11 22	DB0-DB11	Three-State D ata Outputs. These become active when $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are brought low.
23	MODE	M ODE Input. This input is used to put the device into the power save mode (MODE = 0 V). During normal operation, the MODE input will be a logic high (MODE = V_{DD}).
24	V_{DD}	Power Supply. This is nominally +5 V.

-4- REV. 0

CIRCUIT INFORMATION

The AD 7880 is a +5 V single supply 12-bit A/D converter. The part requires no external components apart from a 2.5 MHz external clock and power supply decoupling capacitors. It contains a 12-bit successive approximation ADC based on a fast-settling voltage-output DAC, a high speed comparator and SAR, as well as the necessary control logic. The charge balancing comparator used in the AD 7880 provides the user with an inherent trackand-hold function. The ADC is specified to work with sampling rates up to 66 kHz.

CONVERTER DETAILS

The AD7880 conversion cycle is initiated on the rising edge of the CONVST pulse, as shown in the timing diagram of Figure 1. The rising edge of the \overline{CONVST} pulse places the track/hold amplifier into "HOLD" mode. The conversion cycle then takes between 26 and 28 clock periods. The maximum specified conversion time is 12 μs . This corresponds to a conversion cycle time of 28 clock periods with a CLKIN frequency of 2.5 MHz and also includes internal propagation delays. During conversion the \overline{BUSY} output will remain low, and the output databus drivers will be three-stated. When a conversion is completed, the \overline{BUSY} output will go to a high level, and the result of the conversion can be read by bringing \overline{CS} and \overline{RD} low.

The track/hold amplifier acquires a 12-bit input signal in 3 μ s. The overall throughput time for the AD 7880 is equal to the conversion time plus the track/hold acquisition time. For a 2.5 M Hz input clock the throughput time is 15 μ s.

REFERENCE INPUT

For specified performance, it is recommended that the reference input be tied to $V_{\rm DD}$. The part, however, will operate with a reference down to 2.5 V though with reduced performance specifications. Figure 3 shows a graph of signal-to-noise ratio (SN R) versus $V_{\rm RFF}$.

 V_{REF} must not be allowed to go above V_{DD} by more than $100~\text{mV}_{\cdot}$




Figure 3. SNR vs. V_{REF}

ANALOG INPUT

The AD 7880 has two analog input pins, V_{INA} and V_{INB} . Figure 4 shows the input circuitry to the ADC sampling comparator. The on-board attenuator network, made up of equal resistors, allows for various input ranges.




Figure 4. AD7880 Input Circuit

The AD 7880 accommodates three separate input ranges, 0 to V_{REF} , 0 to 2 V_{REF} and $\pm V_{REF}$. The input configurations corresponding to these ranges are shown in Figures 5, 6 and 7.

With $V_{REF} = V_{DD}$ and using a nominal V_{DD} of +5 V, the input ranges are 0 V to 5 V, 0 V to 10 V and +5 V, as shown in Table II.

Table II. Analog Input Ranges

Analog Input		Input C	connections	Connection	
Range	V _{REF}	VINA	V _{INB}	Diagram	
0 V to +5 V 0 V to +10 V ±5 V	V _{DD} V _{DD} V _{DD}	V _{IN} V _{IN} V _{IN}	V _{IN} AGND V _{REF}	Figure 5 Figure 6 Figure 7	




Figure 5. 0 to V_{REF} Unipolar Input Configuration




Figure 6. 0 to 2 V_{REF} Unipolar Input Configuration




Figure 7. $\pm V_{REF}$ Bipolar Input Configuration

The AD 7880 has two unipolar input ranges, 0 V to 5 V and 0 V to 10 V. Figure 5 shows the analog input for the 0 V to 5 V range. The designed code transitions occur midway between successive integer L SB values (i.e., 1/2 L SB, 3/2 L SBs, 5/2 L SBs . . . FS -3/2 L SBs). The output code is straight binary with 1 L SB = FS/4096 = 5 V/4096 = 1.22 mV. The same applies for the 0 V to 10 V range, as shown in Figure 6, except that the L SB size is bigger. In this case 1 L SB = FS/4096 = 10 V/4096 = 2.44 mV. The ideal input/output transfer characteristic for both these unipolar ranges is shown in Figure 8.




Figure 8. AD7880 Unipolar Transfer Characteristic

Figure 7 shows the AD 7880's ± 5 V bipolar analog input configuration. Once again the designed code transitions occur midway between successive integer LSB values. The output code is straight binary with 1 LSB = FS/4096 = 10 V/4096 = 2.44 mV. The ideal bipolar input/output transfer characteristic is shown in Figure 9.




Figure 9. AD7880 Bipolar Transfer Characteristic

CLOCK INPUT

The AD7880 is specified to operate with a 2.5 M Hz clock connected to the CLKIN input pin. This pin may be driven directly by CMOS or TTL buffers. The mark/space ratio on the clock can vary from 40/60 to 60/40. As the clock frequency is slowed down, it can result in slightly degraded accuracy performance. This is due to leakage effects on the hold capacitor in the internal track-and-hold amplifier. Figure 10 is a typical plot of accuracy versus clock frequency for the ADC.




Figure 10. Normalized Linearity Error vs. Clock Frequency

TRACK/HOLD AMPLIFIER

The charge balanced comparator used in the AD 7880 for the A/D conversion provides the user with an inherent track/hold function. The track/hold amplifier acquires an input signal to 12-bit accuracy in less than 3 μs . The overall throughput time is equal to the conversion time plus the track/hold amplifier acquisition time. For a 2.5 MHz input clock, the throughput time is 15 μs .

The operation of the track/hold amplifier is essentially transparent to the user. The track/hold amplifier goes from its tracking mode to its hold mode at the start of conversion, i.e., on the rising edge of $\overline{\text{CONVST}}$ as shown in Figure 1.

OFFSET AND FULL-SCALE ADJUSTMENT

In most Digital Signal Processing (DSP) applications, offset and full-scale errors have little or no effect on system performance. Offset error can always be eliminated in the analog domain by ac coupling. Full-scale error effect is linear and does not cause problems as long as the input signal is within the full dynamic range of the ADC. Some applications will require that the input signal range match the maximum possible dynamic range of the ADC. In such applications, offset and full-scale error will have to be adjusted to zero.

The following sections describe suggested offset and full-scale adjustment techniques which rely on adjusting the inherent offset of the op amp driving the input to the ADC as well as tweaking an additional external potentiometer as shown in Figure 11.

-6- REV. 0




Figure 11. Offset and Full-Scale Adjust Circuit

Unipolar Adjustments

In the case of the 0 V to 5 V unipolar input configuration, unipolar offset error must be adjusted before full-scale error. Adjustment is achieved by trimming the offset of the op amp driving the analog input of the AD 7880. This is done by applying an input voltage of 0.61 mV (1/2 LSB) to V_1 in Figure 11 and adjusting the op amp offset voltage until the AD C output code flickers between 0000 0000 0000 and 0000 0000. For full-scale adjustment, an input voltage of 4.9982 V (FS-3/2 LSBs) is applied to V_1 and R2 is adjusted until the output code flickers between 1111 1111 1110 and 1111 1111 1111.

The same procedure is required for the 0 V to 10 V input configuration of Figure 6. An input voltage of 1.22 mV (1/2 L SB) is applied to V_1 in Figure 11 and the op amp's offset voltage is adjusted until the ADC output code flickers between 0000 0000 0000 and 0000 0000 0001. For full-scale adjustment, an input voltage of 9.9963 V (FS-3/2 LSBs) is applied to V_1 and R2 is adjusted until the output code flickers between 1111 1111 1110 and 1111 1111 1111.

Bipolar Adjustments

Bipolar zero and full-scale errors for the bipolar input configuration of Figure 7 are adjusted in a similar fashion to the unipolar case. Again, bipolar zero error must be adjusted before full-scale error. Bipolar zero error adjustment is achieved by trimming the offset of the op amp driving the analog input of the AD 7880 while the input voltage is 1/2 LSB below ground. This is done by applying an input voltage of –1.22 mV (1/2 LSB) to V₁ in Figure 11 and adjusting the op amp offset voltage until the ADC output code flickers between 0111 1111 1111 and 1000 0000 0000. For full-scale adjustment, an input voltage of 4.9982 V (FS/2–3/2 LSBs) is applied to V₁ and R2 is adjusted until the output code flickers between 1111 1111 1110 and 1111 1111.

DYNAMIC SPECIFICATIONS

The AD 7880 is specified and tested for dynamic performance specifications as well as traditional dc specifications such as integral and differential nonlinearity. The ac specifications are required for signal processing applications such as speech recognition, spectrum analysis and high speed modems. These applications require information on the ADC's effect on the spectral content of the input signal. Hence, the parameters for which the AD 7880 is specified include SNR, harmonic distortion, intermodulation distortion and peak harmonics. These terms are discussed in more detail in the following sections.

Signal-to-Noise Ratio (SNR)

SNR is the measured signal-to-noise ratio at the output of the ADC. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency (FS/2) excluding dc. SNR is dependent upon the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to noise ratio for a sine wave input is given by:

$$SNR = (6.02 N + 1.76) dB$$
 (1)

where N is the number of bits.

Thus for an ideal 12-bit converter, SNR = 74 dB.

The output spectrum from the ADC is evaluated by applying a sine wave signal of very low distortion to the $V_{\rm IN}$ input which is sampled at a 66 kHz sampling rate. A Fast Fourier Transform (FFT) plot is generated from which the SNR data can be obtained. Figure 12 shows a typical 2048 point FFT plot of the AD 7880 with an input signal of 2.5 kHz and a sampling frequency of 61 kHz. The SNR obtained from this graph is 73 dB. It should be noted that the harmonics are taken into account when calculating the SNR.




Figure 12. FFT Plot

Effective Number of Bits

The formula given in Equation 1 relates the SNR to the number of bits. Rewriting the formula, as in Equation 2, it is possible to get a measure of performance expressed in effective number of bits (N).

$$N = \frac{SNR - 1.76}{6.02} \tag{2}$$

The effective number of bits for a device can be calculated directly from its measured SN R.

Figure 13 shows a plot of effective number of bits versus input frequency for an AD 7880 with a sampling frequency of 61 kHz. The effective number of bits typically remains better than 11.5 for frequencies up to $12 \, \text{kHz}$.

REV. 0 -7-




Figure 13. Effective Number of Bits vs. Frequency

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of harmonics to the rms value of the fundamental. For the AD 7880, THD is defined as:

$$THD = 20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1}$$
 (3)

where V_1 is the rms amplitude of the fundamental and V_2 , V_3 , V_4 , V_5 and V_6 are the rms amplitudes of the second through the sixth harmonic. The THD is also derived from the FFT plot of the ADC output spectrum.

Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of $mfa \pm nfb$ where m, n = 0, 1, 2, 3, etc. Intermodulation terms are those for which neither m nor n are equal to zero. For example, the second order terms include (fa + fb) and (fa - fb), while the third order terms include (2fa + fb), (2fa - fb), (fa + 2fb) and (fa - 2fb).

U sing the CCIF standard where two input frequencies near the top end of the input bandwidth are used, the second and third order terms are of different significance. The second order terms are usually distanced in frequency from the original sine waves, while the third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the fundamental expressed in dBs. In this case, the input consists of two, equal amplitude, low distortion, sine waves. Figure 14 shows a typical IMD plot for the AD 7880.




Figure 14. IMD Plot

Peak Harmonic or Spurious Noise

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to FS/2 and excluding dc) to the rms value of the fundamental. Normally, the value of this specification will be determined by the largest harmonic in the spectrum, but for parts where the harmonics are buried in the noise floor the peak will be a noise peak.

-8- REV. 0

MICROPROCESSOR INTERFACING

The AD 7880 high speed bus timing allows direct interfacing to real time digital signal processors, DSPs, as well as modern high speed, 16-bit microprocessors. Suitable microprocessor interfaces are shown in Figures 15 through 20.

AD 7880-AD SP-2100 Interface

Figure 15 shows an interface between the AD 7880 and the AD SP-2100. Conversion is initiated using a timer to drive the $\overline{\text{CONVST}}$ input asynchronously to the microprocessor. This allows very accurate control of the sampling instant. When conversion is complete, the AD 7880 $\overline{\text{BUSY}}$ line goes high. An inverter on this $\overline{\text{BUSY}}$ output drives the $\overline{\text{IRQ}}$ line low thus providing an interrupt to the AD SP-2100 when conversion is completed. The conversion result is then read from the AD 7880 into the AD SP-2100 with the following instruction:

MR0 = DM(ADC)

where M R 0 is the A D SP-2100 M R 0 R egister and A D C is the A D 7880 address.




Figure 15. AD7880-ADSP-2100 (ADSP-2101/ADSP-2102) Interface

AD 7880-ADSP-2101/ADSP-2102 Interface

The interface outlined in Figure 15 also forms the basis for an interface between the AD 7880 and the AD SP-2101/AD SP-2102. The READ line of the AD SP-2101/AD SP-2102 is labeled $\overline{\rm RD}$. In this interface, the $\overline{\rm RD}$ pulse width of the processor can be programmed using the D ata M emory W ait State C ontrol Register. The instruction used to read a conversion result is as outlined for the AD SP-2100.

AD 7880-TMS32010 Interface

An interface between the AD 7880 and the TM S32010 is shown in Figure 16. Once again the conversion is initiated using an external timer and the TM S32010 is interrupted when conversion is completed. The following instruction is used to read the conversion result from the AD 7880:

IN D,ADC

where D is D ata M emory Address and ADC is the AD7880 address.




Figure 16. AD7880-TMS32010 Interface

AD 7880-TMS 320C 25 Interface

Figure 17 shows an interface between the AD 7880 and the T M S320C 25. As with the two previous interfaces, conversion is initiated with a timer, and the processor is interrupted when the conversion sequence is completed. The T M S320C 25 does not have a separate \overline{RD} output to drive the AD 7880 \overline{RD} input directly. This has to be generated from the processor \overline{STRB} and R/W outputs with the addition of some logic gates. The \overline{RD} signal is OR-gated with the \overline{MSC} signal to provide the one WAIT state required in the read cycle for correct interface timing. C onversion results are read from the AD 7880 using the following instruction:

IN D,ADC

where D is D ata M emory Address and A D C is the A D 7880 address.




Figure 17. AD7880-TMS320C25 Interface

Some applications may require that the conversion be initiated by the microprocessor rather than an external timer. One option is to decode the AD 7880 \overline{CONVST} from the address bus so that

a write operation starts a conversion. D ata is read at the end of the conversion sequence as before. Figure 19 shows an example of initiating conversion using this method. A similar implementation can be used for D SPs. N ote that for all interfaces, a read operation should not be attempted during conversion.

AD 7880-MC 68000 Interface

An interface between the AD 7880 and the M C 68000 is shown in Figure 18. As before, conversion is initiated using an external timer. The AD 7880 $\overline{\rm BUSY}$ line can be used to interrupt the processor or, alternatively, software delays can ensure that conversion has been completed before a read to the AD 7880 is attempted. Because of the nature of its interrupts, the 68000 requires additional logic (not shown in Figure 18) to allow it to be interrupted correctly. For further information on 68000 interrupts, consult the 68000 users manual.

The M C 68000 \overline{AS} and R/ \overline{W} outputs are used to generate a separate \overline{RD} input signal for the AD 7880. \overline{CS} is used to drive the 68000 \overline{DTACK} input to allow the processor to execute a normal read operation to the AD 7880. The conversion results are read using the following 68000 instruction:

MOVE.W ADC, DO

where D0 is the 68000 D0 register

ADC is the AD7880 address




Figure 18. AD7880-MC68000 Interface

AD 7880-8086 Interface

Figure 19 shows an interface between the AD 7880 and the 8086 microprocessor. Unlike the previous interface examples, the microprocessor initiates conversion. This is achieved by gating the 8086 $\overline{\rm WR}$ signal with a decoded address output (different to the AD 7880 $\overline{\rm CS}$ address). Conversion is initiated and the result is read from the AD 7880 using the following instruction:

MOVAX, ADC

where A X is the 8086 accumulator and A D C is the A D 7880 address




Figure 19. AD7880-8086 Interface

AD 7880-6809 Interface

The AD 7880 can also interface quite easily with 8-bit microprocessors. The 12-bit parallel data output from the AD 7880 can be read into the microprocessor as an 8+4 byte structure. Figure 20 shows an interface to the M C 6809 8-bit microprocessor. As in previous cases, conversion is initiated using an external timer. At the end of conversion, \overline{BUSY} triggers a one-shot which drives the \overline{IRQ} interrupt input of the microprocessor. A double read is then performed to two unique addresses. The first read fetches the lower 8 bits (DB0–DB7) and loads the 74H C 374 latch with the upper 4 bits (DB8–DB11). The second read fetches these upper 4 bits.




Figure 20. AD7880-6809 Interface

-10- REV. 0

APPLICATION HINTS

Good printed circuit board (PCB) layout is as important as the circuit design itself in achieving high speed A/D performance. The AD 7880's comparator is required to make bit decisions on an LSB size of 1.22 mV. To achieve this, the designer must be conscious of noise both in the ADC itself and in the preceding analog circuitry. Switching mode power supplies are not recommended, as the switching spikes will feed through to the comparator causing noisy code transitions. Other causes of concern are ground loops and digital feedthrough from microprocessors. These are factors which influence any ADC, and a proper PCB layout which minimizes these effects is essential for best performance.

LAYOUT HINTS

Ensure that the layout for the printed circuit board has the digital and analog signal lines separated as much as possible. Take care not to run digital tracks alongside analog signal tracks. Guard (screen) the analog input with AGND.

Establish a single point analog ground (star ground) separate from the logic system ground at the AD 7880 AGND pin or as close as possible to the AD 7880. Connect all other grounds and the AD 7880 DGND to this single analog ground point. Do not connect any other digital grounds to this analog ground point.

Low impedance analog and digital power supply common returns are essential to low noise operation of the ADC, so make the foil width for these tracks as wide as possible. The use of ground planes minimizes impedance paths and also guards the analog circuitry from digital noise. The circuit layout of Figures 26 and 27 have both analog and digital ground planes which are kept separated and only joined together at the AD 7880 AGND pin.

NOISE

K eep the input signal leads to $V_{\rm IN}$ and signal return leads from AGND as short as possible to minimize input noise coupling. In applications where this is not possible, use a shielded cable between the source and the ADC. Reduce the ground circuit impedance as much as possible since any potential difference in grounds between the signal source and the ADC appears as an error voltage in series with the input signal.

ANALOG INPUT BUFFERING

To achieve specified performance, it is recommended that the analog input (V_{INA} , V_{INB}) be driven from a low impedance source. This necessitates the use of an input buffer amplifier. The choice of op amp will be a function of the particular application and the desired analog input range. The data acquisition circuit, described in this data sheet allows for various op amp configurations. Figure 21 shows the analog input buffer circuit.

The options available to drive the supply of the op amp are:

Single +5 V (derived from PCB 5 V supply)

D ual Supply (externally supplied to V+ and V-) ± 5 V, ± 12 V or ± 15 V

The simplest configuration is the 0 V to 5 V range of Figure 5. A single supply 5 V op amp is recommended for such an implementation. This will allow for operation of the AD 7880 in the 0 V to 5 V unipolar range without supplying an external supply to V+ and V-. The 5 V supply is derived from the systems +5 V $V_{\rm DD}$ supply.




Figure 21. Analog Input Buffering

When it is required to drive the AD 7880 with the 0 V to 10 V input range, an external supply must be connected to V+ (see Figure 21).

In bipolar operation, positive and negative supplies must be connected to V+ and V-.

The AD 711 is a general purpose op amp which could be used to drive the analog input of the AD 7880.

POWER-DOWN CONTROL (MODE INPUT)

The AD 7880 is designed for systems which need to have minimum power consumption. This includes such applications as hand held, portable battery powered systems and remote monitoring systems. As well as consuming minimum power under normal operating conditions, typically 20 mW, the AD 7880 can be put into a power-down or sleep mode when not required to convert signals. When in this power-down mode, the AD 7880 consumes approximately 2 mW of power.

The AD 7880 is powered down by bringing the MODE input pin to a Logic Low in conjunction with keeping the \overline{RD} input control High. The AD 7880 will remain in the power-down mode until MODE is brought to a Logic High again. The MODE input should be driven with CD 4000 or HCMOS logic levels.

It is recommended that one "dummy" conversion be implemented before reading conversion data from the AD 7880 after it has been in the power-down mode. This is required to reset all internal logic and control circuitry. In a remote monitoring system where, say, 10 conversions are required to be taken with a sampling interval of 1 second, an additional 11th conversion must be carried out. Figure 22 gives a plot of power consumption




Figure 22. Power Consumption for Normal Operation and Power-Down Operation vs. Time

REV. 0 -11-

as a function of time for such operation. The total conversion time for each cycle is $11\times15~\mu s$ (where $15~\mu s$ is the time taken for a single conversion) corresponding to 1.65×10^{-4} secs. H ence:

A verage Power = $Power_{CONVERTING} + Power_{POWER-DOWN}$

= $\{20 \text{ mW} \times (1.65 \times 10^{-4})/(10)\}$

 $+ \{2 \text{ mW} \times (9.9998)/(10)\}$

= 2.029 mW

AD7880 DATA ACQUISITION LAYOUT

Figure 24 shows the AD 7880 in a data acquisition circuit. The corresponding printed circuit board (PCB) layout and silkscreen are shown in Figures 25 to 27.

The only additional component required for a full data acquisition system is an antialiasing filter. There is a component grid provided near the analog input on the PCB which may be used for such a filter or any other input conditioning circuitry. To facilitate this option there is a shorting link (labeled L K 1 on the PCB) on the analog input track. With L K 1 in place, the analog input connects to the buffer amplifier driving the AD 7880. With L K 1 removed, a wire link is needed to connect the analog input to the PCB component grid.

INTERFACE CONNECTIONS

The data acquisition board contains a parallel connection port labeled SK T 4. This is a 26-contact IDC Connector and provides for direct microprocessor connection to the board. This connector, the pinout of which is shown in Figure 23, contains all data, control and status signals of the AD 7880 (with the exception of the \overrightarrow{CONVST} and the CLK IN inputs both of which are provided via SKT 2 and SKT 3 respectively). It also contains decoded R/ \overrightarrow{W} and \overrightarrow{STRB} inputs which are necessary for interfacing to many microprocessors including the TM S320C 25 and the M otorola 68000 series. Link LK 7 selects \overrightarrow{RD} directly or alternatively, the decoded version. Note that the AD 7880 \overrightarrow{CS} input must be decoded prior to the AD 7880 evaluation board.

SKT 1, SKT 2 and SKT 3 are three sub-miniature connectors (SMC) which provide input connections for the analog input, the \overline{CONVST} input and the CLKIN input. Three different input ranges can be accepted by the AD 7880 each of which is configured by selecting shorting plug options A, B or C of LK4. Position A corresponds to the 0 V to 5 V unipolar configuration of Figure 5, position B corresponds to the bipolar ± 5 V configuration of Figure 7 and position C allows for a 0 V to ± 10 V unipolar range as shown in Figure 6.

POWER SUPPLY CONNECTIONS

The PCB requires a single +5 V power supply (labeled V_{DD}). Good decoupling allows this supply to drive the AD 7880 V_{DD} which also drives the V_{REF} input as well as the op amp power supply. In circumstances where bipolar ± 5 V or a unipolar 0 V to 10 V input ranges are required, provision has been allowed for the connection of separate op amp power supplies (± 15 V, ± 12 V, ± 5 V, etc.) to V+ and V-. LK2 and LK3 shorting links allow for the selection of user defined op amp power supplies or the on-board single ± 5 V supply.

LINK OPTIONS

There are seven link options which must be set before using the board. These are outlined below:

- LK1 Connects the analog input to a buffer amplifier. The analog input may also be connected to a component grid for signal conditioning.
- LK2, LK3 Allows for various op amp power supplies to be used to drive the input buffer of the AD 7880. External supplies may be connected to V+ and V-. Alternatively, the AD 7880's +5 V system supply and AGND can be selected to drive a single supply on amp.
- L K 4 C onfigures the various analog input ranges, 0 V to 5 V, 0 V to 10 V or $\pm 5 \text{ V}$.
- LK5 Selects reference input to V_{REF} of AD 7880. N ormally connected to V_{DD}. An external reference could also be wired in.
- L K 6 Selects power-down or sleep mode. The shorting plug is connected to $V_{\rm DD}$ for normal operation.
- LK7 Connects the AD 7880 \overline{RD} input directly to the \overline{RD} input of SKT4 or to a decoded \overline{STRB} and R/ \overline{W} input. This shorting plug setting depends on the microprocessor, e.g., the TM S320C 25 requires a decoded \overline{RD} signal.




Figure 23. SKT4, IDC Connector Pinout

COMPONENT LIST

COM CHEM LIS	•
IC1	Op Amp*
IC2	AD 7880 Analog-to-Digital Converter
IC3	74HC00 Quad NAND Gate
C1, C3, C5	10 μF Capacitors
C2, C4, C6, C7	0.1 μF Capacitors
R1, R2	10 k Ω Pull-up Resistors
LK1, LK2, LK3	Shorting Links
LK 4, LK 5, LK 6	
LK7	

SKT1, SKT2, SKT3 Sub-Miniature Connectors

Vendor No: Sealectro 50-051-0000 (Socket) Sealectro 50-007-0000 (Plug)

SKT4 26-Contact (2 Row) IDC Connector

NOTE

*See ANALOG INPUT BUFFERING section.




Figure 24. Data Acquisition Circuit Using the AD7880




Figure 25. PCB Silkscreen for Figure 24




Figure 26. PCB Component Side Layout for Figure 24





Figure 27. PCB Solder Side Layout for Figure 24

-14- REV. 0

OUTLINE DIMENSIONS


Dimensions shown in inches and (mm).

24-Lead Plastic DIP (N-24)




1. LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH.
2. PLASTIC LEADS WILL BE EITHER SOLDER DIPPED OR TIN LEAD PLATED IN ACCORDANCE WITH MIL-M-38510 REQUIREMENTS.

24-Lead Cerdip (Q-24)



- LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH.
 CERDIP LEADS WILL BE EITHER TIN PLATED OR SOLDER DIPPED IN ACCORDANCE WITH MIL-M-38510 REQUIREMENTS.

24-Lead SOIC (R-24)



REV. 0 -15-